
### DP-GPU OPERATION MANUAL




- 2 4 MHz JUMPER SELECT
- POWER ON JUMP TO EPROM
- 2 SERIAL 3 PARALLEL PORTS
- MEMORY MANAGEMENT ON A16 & A17
- M1 WAIT STATE OPTION
- INDEPENDENT BAUD RATES 50 to 19,600

### **DELTA PRODUCTS**

15392 Assembly Ln., Huntington Beach, CA 92649 Tel: (714) 898-1492



Telex: 681-367 DELTMAR HTBH



### DELTA PRODUCTS DP-CPU-B ADDENDUM

As you will notice, DELTA PRODUCTS is in the process of changing our CPU design. The new product will be referred to as the DP-CPU-B.

Several changes in appearance will be noted. Please refer to the enclosed parts layout pictorial to orient yourself during the following paragraphs.

### CHANGES THIS REV:

### 1. PROGRAMABLE BAUD RATE:

The 8116 can now be written into under software control of the Z-80 at Port OBH to set the baud rate without removing the board from the computer. The lower 4 bits program the CPU-B serial channel A and the upper 4 bits program channel B. The old baud rate switch may be read through IO Port OBH. The 1.83 DP monitor prom reads this 8 bit switch and loads the 8116 accordingly. Your boot or system initializations software may choose to use these 8 bits (or some part of them) to signal other things to the system.

### 2. POWER ON JUMPER DISABLE:

Jumper J9 when placed in the up position will cause the Z-80 to go to system RAM after a reset.

### 3. E PROM DISABLE:

Jumper J6 when placed in the left position will permnently disble the E Prom. When enabled the Prom may be used exactly as it has been in the past.

### 4. 2 MHZ/4 MHZ JUMPER:

The jumper (J2) enabling you to switch from 2 to 4 MHZ is now at the top of the board. See pictorial for new locations.

### 5. VECTORED INTERRUPT RESPONSE:

A header at the top of the board (llA) connects the various interrupt and timing capabilities of the Zilog CTC timer chip (llB) to their chosen destinations. Boards without a "B" designation on the back side of the board under the baud rate crystal do not have the CTC functions implimented yet and should be used as "A" boards as far as vectored interrupts or CTC functions are concerned.

### 6. IO PORT ADDRESSES:

The IO ports will be addressed at ports O-F when Jumper J7 is in the right hand position, and 10H to 1FH when the Jumper is in the left hand position.

### TABLE OF CONTENTS

Section		Page
1.0	GENERAL DESCRIPTION	1
2.0	SERIAL IO BAUD RATE SELECT	2
2.2	PIN OUT OF SERIAL CONNECTOR	3
3.0 & 3.2	PARALLEL INTERFACE AND PIN OUT OF PARALLEL CONNECTOR	4
4.0	2 MHZ TO 4 MHZ JUMPER SELECT	4
5.0	2716 TO 2708 EPROM SELECT	5
6.0	VECTORED INTERRUPT RESPONSE	5
7.0	POWER ON JUMP CIRCUIT	6
8.0	MEMORY MANAGEMENT CIRCUIT	7
9.0	P-SYNC GENERATOR	7
10.0	WAIT STATE ON M1 CIRCUIT	8
11.0	DELTA PRODUCTS MONITOR	8
12.0	DEDICATED ON BOARD IO PORTS	10
13.0	BLOCK DIAGRAM	11
14.0	PARTS LAYOUT	12
15.0	PARTS LIST	13
	APPENDIX A 8251 INFORMATION SHEET APPENDIX B 8255 INFORMATION SHEET	

An examination of any of these particular areas should answer most questions regarding the operation of the CPU.

If any additional questions should arise, please write the factory at:

DELTA PRODUCTS, INC. 15392 Assembly Ln., Huntington Beach, CA 92649 Tel: (714) 898-1492

### Section 1.0

### **GENERAL DESCRIPTION**

The DP CPU is a multipurpose control card designed to run on the S-100 buss with a minimum of additional circuitry.

The product was designed in 1977 and put into production with some modification in 1978. A typical business or personal computer system can be configured with only three cards and a motherboard.

- 1. DP CPU-A
- Z80 Central Processor
- 2 Serial Programmable RS-232 IO Ports
- 1 8255 24 Bit Parallel IO Port
- M1 Wait State for 160% thruput enhancement with 450ns memory
- 2708 or 5 Volt 2716 Power on Jump Eprom
- Memory Management on A16 & A17
- 2. DP 32K-A
- 32K multi-addressable memory featuring additional address lines A16 & A17 for parallel or extended addressing to 256K
- 3. DP DSK-A
- Single or double density floppy disk controller using WD-1791 LSI chip. Works with Shugart, Siemens, Calcomp, Persci, etc. single or double sided drives.
- 4. DP MTH-A 10 Slot shielded S-100 motherboard. Measures 10 x 7.5 inches. Mounts on stand-offs or rails.

### Section 2.0

### SERIAL IO BAUD RATE SELECT

The ports for the Serial 10 are:

A Status = 1

A Data = Ø (on the left)

B Status = 3

B Data = 2 (on the right)

The 8 position DIP switch at the lower right hand corner of the board is broken into two 4 bit sections. The upper 4 bits select the IO baud for the left 8251 and the lower 4 bits select the baud for the right.

The switches are used in a binary pattern to set the rates as follows:

Baud	D	C	В	A	1 1 1	210		Baud	D	C	В	Α	
50	0	0	0	0		vitch		1200	0	X	X	X	
75	0	0	0	X	ON	The same of the sa	Serial	1800	X	0	0	0	
110	0	0	X	0	B		Port A (Left)	2000	X	0	0	X	
134.5	0	0	X	X	C		Set for 300 BAUD	2400	X	0	X	0	
150	0	X	0	0	ADB	A 0	Serial	3600	X	0	X	X	
300	0	X	0	X	Č		Port B (Right) Set for	4800	X	X	O	0	
600	0	X	X	0	DL		9600 BAUD	7200	×	×	0	. X	
								9600	×	×	×	O	
				40]			La Tale Time	19200	×	×	×	×	Special Fast 8251

NOTE: Make sure when using the above chart that the positions we show correspond to the type of switch you have on the board. Some models of switches have the 'ON' to the opposite side.

The 8251 can be programmed under software control to do a number of things. A copy of the tech sheet on the chip can be found in the appendix. The following code can be used to initialize what might be a 'normal' mode for the 8251 (The chip must be initialized or it will do nothing.)

MVI A, ØAAH ;Load A
OUT Ø3 ;Initialize Port B
OUT Ø1 ;Initialize Port A
MVI A, 40H ;Load A
OUT Ø3 ;With Internal Reset

OUT Ø3 ;With Internal Reset OUT Ø1 ;Write to Both Ports

8251 Status Flags (when you input status port, this is what byte will mean):

Bit: <u>07 06 05 04 03 02 01 00</u>

DSR SY FE OE PE TXE RXR TXR → Output bit (RDY when Hi)

\_\_\_\_\_\_ Input bit (RDY when Hi)


Section 2.2

### PIN OUT OF SERIAL CONNECTOR

The pin out of the RS-232 connector (on the right) is as follows:

QND 2 °	o DTR	· RCV DATA	° CTS	o +12 P.U.	o S19 GND	o DTR	· RCV DATA	° CTS	o GND
1 0	0	0	0	0	0	0	0	0	0
GND	XMIT DATA	RTS	DSR	+5	-12 P.U.	XMIT DATA	RTS	DSR	GND
PO	RT	Α					PC	DR"	ТВ

As an option we can supply a 26 pin ribbon connector with two connectors on one end and one on the other. When mated with a pair of our STOD PC boards a neat interface to a standard 'D' RS-232 connector (chassis mount) may be realized. The set up looks like this:



The cost of the above lash-up is \$32.00. Sorry the price is high but if you will total the price on all the connectors (5) and the PC boards (2) plus the ribbon and labor, you will find it's the best that can be done.

### Section 3.0 and 3.2

### PARALLEL INTERFACE AND PIN OUT OF PARALLEL CONNECTOR

### Parallel 8255 IO Port.

The Ports decoded for operation are: Port A = Ø4H B = 05H C = 06H CMD = 07H

The Parallel 8255 pin-out is as follows:

The 8255 chip tech sheet can be found in the appendix.

This chip is programmable in so many configurations that it is not possible to offer an adequate operational guide. Basically the device has three 8 bit ports, A, B, and C. A can be simultaneously input and output. B can be commanded to be an input or an output. C can be part in, part out or linked with A & B (4 bits each) for handshaking. We have included in the pinout the CS (chip select) line to the 8255. It may have some use in certain applications where buffers are remotely attached to the fairly weak output of the device.

### Section 4.0

### 2 MHZ TO 4 MHZ JUMPER SELECT

• The DP CPU will run at 2 MHz or 4 MHz, as selected by jumper J2. This jumper is to the right near the bottom of the board. Coordinates: 10-D

NOTE: The clock signal that appears on the bus is always 2 MHz, regardless of the speed at which the CPU is running.

SINCE THE PROPERTY OF THE PROPERTY AND

### Section 5.0

### **2716 TO 2708 EPROM SELECT**

The DP Z80 CPU is designed for use with either a 2708 or a 5V only type of 2716 (Intel, Mostek). To select an Eprom move both jumpers J4 and J5 (near the top next to the 8255) to the upper position for a 2716 and to the lower position for a 2708.

The Eprom always occupies F800 — FFFF when enabled whether a 2708 or a 2716 is used.

If it is desired the DP CPU can be modified for use with the TI 2716 (+5V, -5V, +12V). The 2708/2716 jumpers should be in the 2708 position. Pins 18 and 20 are affected. Pin 18 is PD/PGM on the 5V part and CS on the TI part. Pin 20 is CS on the 5V part and A10 on the TI 2716. Therefore the following changes must be made on IC 8B.

From Pin	To Pin
IC 8B 18	GND Cut these traces
IC 8B 20	CS at IC 8B
IC 8B 18	IC 9C p6 ] Install these jumpers on
IC 8B 20	IC 5B p40 the back of the board

### Section 6.0

### **VECTORED INTERRUPT RESPONSE**

The Z-80 CPU has three methods of responding to an interrupt. The DP CPU supports all three modes. They are: Model Ø, an instruction can be placed on the buss; Mode 1, restart to ØØ38H; Mode 2, upon initialization an upper page vector is loaded into the Z-80 I register. At interrupt response time, Z-80 will respond with an M1 + IOREQ (an impossible normal combination). At this time the lower page address (which will be added to the upper page previously stored in I register) should appear on the data buss. The Z-80 will use these two bytes to point to a software address where the address of the interrupt routine is to be found.

### **SECTION 7.0**

### POWER ON JUMP CIRCUIT

The DP CPU has an unusual and totally effective method of starting a computer after reset. Conceptually the 2708 or 2716 Eprom 'appears' at 0000H for the purpose of initializing the CPU. The Eprom may then be 'moved' to the last 2 K of ram and jumped to. What happens is the CPU executes a few instructions at 0000, and jumps to itself at 62 K. It then does a 'read' of an IO port which changes the on-board addressing structure. After inputing port 0A the Eprom may only be read at F800, not every 2 K boundary as was the case before.

Here is some sample code that works:

### ORGØF8ØØH

JMP F803

;These three bytes will be executed at 0000H

IN ØAH

;"Moves" Eprom, this is now F803

MVI A, ØAAH

;Load Accumulator

OUT Ø3A

;Initialize IO Port

\*\*\*JUMP TO RAM HERE\*\*\*

MVIA, Ø1H

;Load Accumulator

OUT Ø9H

;Remove Eprom

The Eprom may be left in the computer memory space at 62 K at all times or removed by writing a Ø1H into IO Port 9. Writing a Ø0H into IO Port 9 will bring it back. Ram and Eprom may exist simultaneously at either the initial Ø0ØØ reset location or at the subsequently directed F800 location. Memory writes or IO functions are not disturbed by the co-existence of the Eprom, only memory reads. By writing the correct code into Port 9, the Eprom may be toggled in and out disabling the ability to read from adjacent RAM.

The CPU is currently supplied without an Eprom to keep the cost low. If you should wish a program on a prom, we will burn one for a charge of \$15.00 and supply the prom for an additional \$10.00 (2708). We will type in up to 50 Bytes of code for this amount. Any size program will be burned providing it is supplied to us on a CPM compatible disk as a Hex file. We will guarantee the burn but you must guarantee the code.

To disable Power On Jump to Eprom:

Cut the trace from IC 13C, p 13 to IC 10C, p 11 (as shown) and install a jumper from pin 13, IC13 to ground (pin 7 on 13). With this modification, the Eprom can still be accessed normally from F800H to FFFF Hex, and it can also be enabled through IO port 0A Hex.

### Section 8.0

### MEMORY MANAGEMENT CIRCUIT

### Memory Management Lines A16 and A17.

The Proposed IEEE S-100 standard has assigned buss pins 16 and 17 to be extended address bits A16 and A17 respectively. The DP CPU has an on board IO latches decoded to enable setting these lines to enable parallel banks of memory.

The DP Mem 32K memory boards will respond to this type of memory management scheme enabling 256K to exist on any given S-100 buss with no conflict.

To set or reset the address lines A16 and A17 simply output the desired bit pattern on IO port Ø8H. Bit Ø controls A16 and Bit 1 controls A17 and bits 2 through 7 are ignored.

Examples:

To select the lowest 64K block of memory,

MVI A, ØØH

OUT Ø8H

A16=0, A17=0

To select the highest 64K block of memory,

MVI A,Ø3H

OUT Ø8H

A16=1, A17=1


NOTE: A16 & A17 must be initialized in software to the desired levels after each system reset.

### Section 9.0

### P-SYNC GENERATOR

P-SYNC is a signal output by an 8080 to indicate that CPU status can be latched off the data bus.

This signal is not produced on the Z80, and therefore must be simulated in order to make a CPU S-100 compatible. This is done as accurately as possible by generating a P-SYNC on every MREQ that is not a RFSH and on every I/O operation. This circuitry is provided on the DIR Z80 CPU.




### Section 10.0

### WAIT STATE ON M1 CIRCUIT

BUT TO BUTGET I THE WAS DEED TO SEE THE WATER OF

Jumper J1 allows the user to insert Ø or 1 wait state to each instruction fetch (M1) cycle. J1 is located in the left third of the board near the top.



To get the best system performance at a low cost, it is highly advisable to run the CPU at 4 MHz with 450ns memory and one M1 wait state. The M1 wait state adds only one clock cycle (250ns) to each instruction and the shortest instruction is four clock cycles long. Therefore, the worst case improvement in system throughput is 160%, with a typical speed improvement of about 180%.

### Section 11.0

### **DELTA PRODUCTS MONITOR**

Upon reset the CPU will initialize port IO Port 2 and sign on. It will start at 0000, locate top of RAM and put its stack there. The DP monitor will respond to the following commands:

D = DUMP

Enter beginning address, ending address. A beginning address and a 'CR' will display 15 lines automatically. A 'CR' for a beginning address will enter 0000.

L = LOAD

Enter beginning address. 'CR' steps through memory. A '.' (period) stops entry.

M = MOVE

Enter source address, destination address, block length in Hex.

F = FILL

Enter starting address, ending address, character to fill.

V = VIEW

ASCII Dump to Monitor. + up one line, - down one line, 'CR' = 512 Bytes, Space bar = out.

G = GO

Enter destination address.

H = HEX STRING LOCATE

Enter starting address, ending address, string to locate.

### SPECIALS: (\* = not in 2708 [1K] version)

- \* R = READ
  Cassette, Tarbell format. Enter destination address, block length in 1/4 K (255
  Byte) segments. Will report "E" if checksum error.
- \* W = WRITE
  Write to cassette, Tarbell format. Enter source address, block length in 1/4 K
  (255 Byte) segments. "W" will appear after write.

Control 'C' will execute Tarbell type floppy disc boot routine. Failure to boot will fall into trace function with error code in register A. (1 K version will report only 1771 error.)

\* TRACE TYPE register dump may be enabled by placing a JMP to F815 (C3 15 F8) at 0038. Place a FF at the location in the program where the break point is desired. In the act of executing a RST (ØFFH) the CPU will push the current program counter onto the stack. It will be recovered by the trace routine and printed on the screen.

The following is an Entry jump table at the beginning of the prom:

F800	C3 XX XX	JMP MONINZ	;INITIALIZE ROUTINE
F803	C3 XX XX	JMP MONTR	MONITOR W/O INIZ
F806	C3 XX XX	JMP CONIN	CONSOLE INPUT ROUTINE
F809	C3 XX XX	JMP CONOUT	CONSOLE OUTPUT ROUTINE
F80C	C3 XX XX	JMP LIST	PRINTER DRIVER
F80F	C3 XX XX	JMP CASIN	;TARBELL CASSETTE
F812	C3 XX XX	JMP CASOUT	;TARBELL CASSETTE
F815	C3 XX XX	JMP TRACE	TRACE OUTPUTS REGS ON SCREEN
F818	C3 XX XX	JMP CONST	;KEYBOARD STATUS
F81B	C3 XX XX	JMP INHX	HEX INPUT TO BINARY [A REG]
F81E	C3 XX XX	JMP OUTHX	;BINARY TO HEX OUTPUT [B REG]
F821	C3 XX XX	JMP INADR	;2 HEX BYTES TO BINARY [H&L]
F824	C3 XX XX	JMP ADOUT	;ADDRESS TO CONOUT [H&L]

### Note:

Version 1.82 and later of the DP monitor will sign on with a Hex address on the last line.

This is where the monitor has put its stack. If this address is less than the top of your current memory size, the monitor has encountered an error at that location. The monitor reads a Byte starting at Zero, compliments it, writes it out, reads it and compares it to what it wrote, if same it writes original byte back and goes on. When it detects write errors it puts its stack there, assuming it has found the top of Ram.

Filling memory with 55 Hex or AA Hex and resetting will do a quick and dirty alternate bit memory test.

Version 1.83 in later will output a constant string of Asterisks if it can find no memory.

Section 12.0

### DEDICATED ON BOARD 10 PORTS


Port	Function	R/W	
0	UART A, Data	(RW)	
1	UART A, Status, CMD	(RW)	680 L
2	UART B, Data	(RW)	
3	UART B, Status, CMD	(RW)	
4	8255 A	(RW)	
5	8255 B	(RW)	
6	8255 C	(RW)	
ori7 mass	8255 CMD	(W)	
8	Memory Management	(W)	
9	Enable/Disable Prom	(RW)	
Α	Reset Address Decode	(RW)	
B-F	(Unavailable to off board use)		

or to open an act make the relation


对数国际 AL IN ETA EN TO EN TO END TO ENTE TO EDITION TO ENTE TO EDITION TO ENTE TO EDITION TO EDITION

THE ROOM OF THE PARTY OF THE PA

PATHON IN STITE . THE RESIDENCE OF A CONTROL OF A PROPERTY OF THE RESIDENCE OF THE PARTY OF THE



**BLOCK DIAGRAM** 



### **Z80 CPU PARTS LIST**

PART NO.	DESCRIPTION	QTY	LOCATING COORDINATES
CP100 8251 8255 Z80A STD4 STD506 6073B 7805 7812 7912 609-2002 609-2602 341808 950CP 3.9KRES .1BYCAP 475MT 150-2RES 47KRES 390RES 3KRES 560RES 220RES 1.5KRES 19620 440SCR 440NUT 1N3826 314A302 314A472 COM5016 8216 7404 7402 74LS74 74LS00 74US74 74LS00 74US74 74LS00 74US74 74LS10 74LS139 74LS260 74367 7430 74LS14 74125 MC1488 MC1489 40PSOC 28PSOC 16PSOC 24PSOC 14PSOC 18PSOC 16PSOC 24PSOC 14PSOC 18PSOC 18PS	BOARD IC IC IC IC AMHZXTAL HEATSINK REG REG REG REG RES	1 2 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	B11-15 A8-10 B4-7 D2 D14 A1-6 A1-2 A4 A6 A13 A9 D13  A13 D5 A1-7 A6 B2 D2

### APPENDIX A






# PROGRAMMABLE COMMUNICATION INTERFACE

- Synchronous and Asynchronous Operation
  - Synchronous:
     5-8 Bit Characters
     Internal or External Character
     Synchronization
     Automatic Sync Insertion
- Asynchronous: 5-8 Bit Characters Clock Rate — 1,16 or 64 Times Break Character Generation 1, 11/2, or 2 Stop Bits False Start Bit Detection
- Baud Rate DC to 56k Baud (Sync Mode)
   DC to 9.6k Baud (Async Mode)
  - Full Duplex, Double Buffered, Transmitter and Receiver
- Error Detection Parity, Overrun, and Framing
- Fully Compatible with 8080 CPU
- 28-Pin DIP Package
- All Inputs and Outputs Are
  - Single 5 Volt Supply
    - Single TTL Clock

The 8251 is a Universal Synchronous Asynchronous Receiver Transmitter (USART) Chip designed for data communications in microcomputer systems. The USART is used as a peripheral device and is programmed by the CPU to operate using virtually any serial data transmission technique presently in use (including IBM Bi-Sync). The USART accepts data characters from the CPU in parallel format and then converts them into a continuous serial data stream for transmission. Simultaneously it can receive serial data streams and convert them into parallel data characters for the CPU. The USART will signal the CPU whenever it can accept a new character for transmission or whenever it has received a character for the CPU. The CPU can read the complete status of the USART at any time. These include data transmission errors and control signals such as SYNDET. The chip is constructed using N-channel silicon gate technology.



### Modem Control

The 8251 has a set of control inputs and outputs that can The modem control signals are general purpose in nature be used to simplify the interface to almost any Modem. and can be used for functions other than Modem control,

### DSR (Data Set Ready)

The DSR input signal is general purpose in nature. Its contion. The DSR input is normally used to test Modem condition can be tested by the CPU using a Status Read operaditions such as Data Set Ready.

### DTR (Data Terminal Ready)

The DTR output signal is general purpose in nature. It can be set "low" by programming the appropriate bit in the Command Instruction word. The DTR output signal is normally used for Modem control such as Data Terminal Ready or Rate Select.

### RTS (Request to Send)

The RTS output signal is general purpose in nature. It can be set "low" by programming the appropriate bit in the Command Instruction word. The RTS output signal is normally used for Modem control such as Request to Send.

### CTS (Clear to Send)

(serial) if the Tx EN bit in the Command byte is set to a A "low" on this input enables the 8251 to transmit data

### Transmitter Buffer

Bus Buffer, converts it to a serial bit stream, inserts the appropriate characters or bits (based on the communication The Transmitter Buffer accepts parallel data from the Data technique) and outputs a composite serial stream of data on the TxD output pin.

### Transmitter Control

signals both externally and internally to accomplish this The Transmitter Control manages all activities associated with the transmission of serial data. It accepts and issues


### TxRDY (Transmitter Ready)

to accept a data character. It can be used as an interrupt to TxRDY using a status read operation. TxRDY is automatic-This output signals the CPU that the transmitter is ready the system or for the Polled operation the CPU can check ally reset when a character is loaded from the CPU.

### TxE (Transmitter Empty)

character from the CPU. TxE can be used to indicate the to "turn the line around" in the half-duplexed operational mode. TxE is independent of the TxEN bit in the end of a transmission mode, so that the CPU "knows" when When the 8251 has no characters to transmit, the TxE out put will go "high". It resets automatically upon receiving Command instruction.

"fillers". TxE goes low as soon as the SYNC is being In SYNChronous mode, a "high" on this output indicates ter or characters are about to be transmitted automatically that a character has not been loaded and the SYNC characshifted out.



### TxC (Transmitter Clock)

The Transmitter Clock controls the rate at which the character is to be transmitted. In the Synchronous transmission In Asynchronous transmission mode, the fre-TxC is a multiple of the actual Baud Rate. A portion of the mode instruction selects the value of the mode, the frequency of TxC is equal to the actual Baud multiplier; it can be 1x, 16x or 64x the Baud Rate. Rate (1X). quency of

For Example:

If Baud Rate equals 110 Baud, TxC equals 7.04 kHz (64x). TxC equals 1.76 kHz (16x) TxC equals 110 Hz (1x)

The falling edge of TxC shifts the serial data out of the

10-145

## 8251 BASIC FUNCTIONAL DESCRIPTION

### General

computer System its functional configuration is programmed The 8251 is a Universal Synchronous/Asynchronous Recomputer System. Like other I/O devices in the 8080 Microby the systems software for maximum flexibility. The 8251 can support virtually any serial data technique currently ceiver/Transmitter designed specifically for the 8080 Microin use (including IBM "bi-sync").

transmission and convert incoming serial format data into In a communication environment an interface device must parallel system data for reception. The interface device must also delete or insert bits or characters that are functionally unique to the communication technique. In essence, the interface should appear "transparent" to the CPU, a simple convert parallel format system data into serial format for input or output of byte-oriented system data.

### Data Bus Buffer

This 3-state, bi-directional, 8-bit buffer is used to interface the 8251 to the 8080 system Data Bus. Data is transmitted put instructions of the 8080 CPU. Control words, Command or received by the buffer upon execution of INput or OUTwords and Status information are also transferred through the Data Bus Buffer.

### Read/Write Control Logic

This functional block accepts inputs from the 8080 Control bus and generates control signals for overall device operation. It contains the Control Word Register and Command Word Register that store the various control formats for device functional definition.

### RESET (Reset)

The device will remain at "Idle" until a new set of control words is written into the 8251 to program its functional A "high" on this input forces the 8251 into an "Idle" mode. definition. Minimum RESET pulse width is 6 t<sub>CY</sub>.

### CLK (Clock)

the 8224 Clock Generator. No external inputs or outputs are referenced to CLK but the frequency of CLK must be The CLK input is used to generate internal device timing puts for synchronous mode (4.5 times for asynchronous and is normally connected to the Phase 2 (TTL) output of greater than 30 times the Receiver or Transmitter clock inmode).

### WR (Write)

A "low" on this input informs the 8251 that the CPU is outputting data or control words, in essence, the CPU is writing out to the 8251.

### RD (Read)

putting data or status information, in essence, the CPU is reading from the 8251. A "low" on this input informs the 8251 that the CPU is in-


8251

### C/D (Control/Data)

forms the 8251 that the word on the Data Bus is either a This input, in conjunction with the WR and RD inputs indata character, control word or status information. 1 = CONTROL 0 = DATA

### CS (Chip Select)

A "low" on this input enables the 8251. No reading or writing will occur unless the device is selected.



	1				-		1
	8251 ⇒ DATA BUS	DATA BUS ⇒ 8251	STATUS ⇒ DATA BUS	DATA BUS - CONTROL	DATA BUS ⇒ 3-STATE	DATA BUS = 3-STATE	
18	0	0	0	0	0	-	
WR	1	0	-	0	-	×	
RD	0	-	0	-	-	×	
C/D	0	0	-	-	×	×	
	,						

## DETAILED OPERATION DESCRIPTION

### General

program the: BAUD RATE, CHAHACIEH LENGIN, NUMBER OF STOP BITS, SYNCHRONOUS or ASYNCH-The complete functional definition of the 8251 is programmed by the systems software. A set of control words must be sent out by the CPU to initialize the 8251 to support the desired communications format. These control words will RONOUS OPERATION, EVEN/ODD PARITY etc. In the Synchronous Mode, options are also provided to select either CHARACTER internal or external character synchronization.

acter. This output (TxRDY) is reset automatically when the munication functions. The TxRDY output is raised "high" to signal the CPU that the 8251 is ready to receive a char-CPU writes a character into the 8251. On the other hand, the 8251 receives serial data from the MODEM or I/O device, upon receiving an entire character the RxRDY output Once programmed, the 8251 is ready to perform its comis raised "high" to signal the CPU that the 8251 has a complete character ready for the CPU to fetch. RxRDY is reset automatically upon the CPU read operation.

mitter Enable) bit is set in the Command Instruction and The 8251 cannot begin transmission until the TxEN (Transit has received a Clear To Send (CTS) input. The TxD output will be held in the marking state upon Reset.

### Programming the 8251

Prior to starting data transmission or reception, the 8251 must be loaded with a set of control words generated by tional definition of the 8251 and must immediately follow the CPU. These control signals define the complete funca Reset operation (internal or external).

The control words are split into two formats:

- 1. Mode Instruction
- Command Instruction

### Mode Instruction

This format defines the general operational characteristics external). Once the Mode instruction has been written into of the 8251. It must follow a Reset operation (internal or the 8251 by the CPU, SYNC characters or Command instructions may be inserted.

### Command Instruction

This format defines a status word that is used to control the actual operation of the 8251.

a specified sequence for proper device operation. The Mode Instruction must be inserted immediately following a Reset Both the Mode and Command instructions must conform to operation, prior to using the 8251 for data communication.

All control words written into the 8251 after the Mode Instructions can be written into the 8251 at any time in the data block during the operation of the 8251. To return to tion word can be set to initiate an internal Reset operation which automatically places the 8251 back into the Mode struction will load the Command Instruction. Command Inthe Mode Instruction format a bit in the Command Instruc-Instruction format. Command Instructions must follow the Mode Instructions or Sync characters.

	SOOM JAVA	ONEY					
MODE INSTRUCTION	SYNC CHARACTER 1	SYNC CHARACTER 2	COMMAND INSTRUCTION	Data	COMMAND INSTRUCTION	Data	COMMAND INSTRUCTION
-	-	-	-	0	-	2	-
00	c 0 -	00	000	0 = 0 3	CD = 1	0 = 0	ני ט
0	0	10	0	0	0	0	0
U	U	U	1)	U	()	()	()

The second SVNC character is shipped if WODE instruction has programmed the 8251 to single character Internal SVNC Mode. Both SVNC characters are skipped if WODE instructionals programmed the 8251 to ASVNC mode.

Typical Data Block



Receiver Buffer

to parallel format, checks for bits or characters that are unique to the communication technique and sends an The Receiver accepts serial data, converts this serial input assembled" character to the CPU. Serial data is input to the RxD pin.

### Receiver Control

This functional block manages all receiver-related activities.

### RxRDY (Receiver Ready)

tion the CPU can check the condition of RxRDY using a is ready to be input to the CPU, RxRDY can be connected status read operation. RxRDY is automatically reset when This output indicates that the 8251 contains a character that to the interrupt structure of the CPU or for Polled operathe character is read by the CPU.

### RxC (Receiver Clock)

is to be received. In Synchronous Mode, the frequency of  $\overline{RxC}$  is equal to the actual Baud Rate (1x). In Asynchronous Baud Rate. A portion of the mode instruction selects the value of the multiplier; it can be 1x, 16x or 64x the Baud Mode, the frequency of RxC is a multiple of the actual The Receiver Clock controls the rate at which the character Rate.

For Example:

If Baud Rate equals 300 Baud,

 RxC
 equals 300 Hz (1x)

 RxC
 equals 4800 Hz (16x)

 RxC
 equals 19.2 kHz (64x).

 If Baud Rate equals 2400 Baud, RxC equals 2400 Hz (1x) RxC equals 38.4 kHz (16x)

RxC equals 153.6 kHz (64x).


a single link. Consequently, the Receive and Transmit Baud NOTE: In most communications systems, the 8251 will be Rates will be the same. Both TxC and RxC will require idenand connected to a single frequency source (Baud Rate handling both the transmission and reception operations of tical frequencies for this operation and can be tied together Data is sampled into the 8251 on the rising edge of RxC.

### SYNDET (SYNC Detect)

Generator) to simplify the interface.

to use double Sync characters (bi-sync), then SYNDET will go "high" in the middle of the last bit of the second Sync character. SYNDET is automatically reset upon a Status This pin is used in SYNChronous Mode only. It is used as "high" to indicate that the 8251 has located the SYNC character in the Receive mode. If the 8251 is programmed either input or output, programmable through the Control Word. It is reset to "low" upon RESET. When used as an output (internal Sync mode), the SYNDET pin will go Read operation.

When used as an input, (external SYNC detect mode), a positive going signal will cause the 8251 to start assembling data characters on the falling edge of the next RxC. Once in SYNC, the "high" input signal can be removed. The duration of the high signal should be at least equal to the period of RxC




	CD CS DDO RD WR RESET CLK
--	---------------------------

8251 Interface to 8080 Standard System Bus

## Synchronous Mode (Transmission)


its first character to the 8251 which usually is a SYNC character. When the CTS line goes low, the first character is serially transmitted out. All characters are shifted out on The TxD output is continuously high until the CPU sends the falling edge of TxC. Data is shifted out at the rate as the TxC. Once transmission has started, the data stream at TxD output must continue at the TxC rate. If the CPU does not pronal that the 8251 is empty and SYNC characters are being sent out. TxEMPTY goes low when SYNC is being shifted out (See Figure below). The TxEMPTY pin is internally vide the 8251 with a character before the 8251 becomes empty, the SYNC characters (or character if in single SYNC word mode) will be automatically inserted in the TxD data stream. In this case, the TxEMPTY pin is raised high to sigreset by the next character being written into the 8251.




### Synchronous Mode (Receive)

programmed, the receiver starts in a HUNT mode. Data on 8251 has been programmed for two SYNC characters, the or externally achieved. If the internal SYNC mode has been The content of the Rx buffer is continuously compared with the first SYNC character until a match occurs. If the DET pin is then set high, and is reset automatically by a In this mode, character synchronization can be internally subsequent received character is also compared; when both SYNC characters have been detected, the USART ends the HUNT mode and is in character synchronization. The SYNthe RxD pin is then sampled in on the rising edge of RxC STATUS READ.

In the external SYNC mode, synchronization is achieved by applying a high level on the SYNDET pin. The high level can be removed after one RxC cycle. Parity error and overrun error are both checked in the same way as in the Asynchronous Rx mode. The CPU can command the receiver to enter the HUNT mode if synchronization is lost.



Mode Instruction Format, Synchronous Mode



Synchronous Mode, Transmission Format

### Mode Instruction Definition

8251


designer can best view the device as two separate components Synchronous. The format definition can be changed "on the fly" but for explanation purposes the two formats will nous data communication. To understand how the Mode Instruction defines the functional operation of the 8251 the One Asynchronous the other The 8251 can be used for either Asynchronous or Synchrosharing the same package. be isolated.

## Asynchronous Mode (Transmission)


Instruction. BREAK characters can be continuously sent to mitted as a serial data stream on the TxD output. The serial to 1, 1/16, or 1/64 that of the TxC, as defined by the Mode Whenever a data character is sent by the CPU the 8251 med number of Stop bits to each character. Also, an even or odd Parity bit is inserted prior to the Stop bit(s), as dedata is shifted out on the falling edge of TxC at a rate equal automatically adds a Start bit (low level) and the programfined by the Mode Instruction. The character is then transthe TxD if commanded to do so. When no data characters have loaded into the 8251 the TxD output remains "high" (marking) unless a Break (continuously low) has been programmed.

### Asynchronous Mode (Receive)

bit signals the end of a character. This character is then loaded into the parallel I/O buffer of the 8251. The RxRDY ror flag is set. Data and parity bits are sampled on the RxD the STOP bit, the Framing Error flag will be set. The STOP the CPU, the present character replaces it in the I/O bufcharacter is lost). All of the error flags can be reset by a inal center. If a low is detected again, it is a valid START bit, and the bit counter will start counting. The bit counter locates the center of the data bits, the parity bit (if it expin with the rising edge of RxC. If a low level is detected as pin is raised to signal the CPU that a character is ready to be fetched. If a previous character has not been fetched by and the OVERRUN flag is raised (thus the previous command instruction. The occurrence of any of these er-The RxD line is normally high. A falling edge on this line triggers the beginning of a START bit. The validity of this START bit is checked by again strobing this bit at its nomists) and the stop bits. If parity error occurs, the parity errors will not stop the operation of the 8251.



Mode Instruction Format, Asynchronous Mode




SERIAL DATA INPUT (RED) CPU BYTE (5-8 BITS/CHAR)\* DATA CHARACTER DATA CHARACTER


NOTE IF CHARACTER LENGTH IS DEFINED AS 5, 6 OR 7 BITS THE UNUSED BITS ARE SET TO "ZERO"

Asynchronous Mode


### APPLICATIONS OF THE 8251




Asynchronous Serial Interface to CRT Terminal, DC-9600 Baud



Synchronous Interface to Terminal or Peripheral Device



Asynchronous Interface to Telephone Lines




Synchronous Interface to Telephone Lines

M

8251

## COMMAND INSTRUCTION DEFINITION

"control writes"  $(C/\overline{D} = 1)$  will load the Command Instruction. A Reset operation (internal or external) will Once the functional definition of the 8251 has been programmed by the Mode Instruction and the Sync Characters are loaded (if in Sync Mode) then the device is ready to be tions such as: Enable Transmit/Receive, Error Reset and Modem Controls are provided by the Command Instruction. used for data communication. The Command Instruction controls the actual operation of the selected format. Func-Once the Mode Instruction has been written into the 8251 and Sync characters inserted, if necessary, then all further return the 8251 to the Mode Instruction Format.




### STATUS READ DEFINITION

errors have occurred or other conditions that require the programmer to "read" the status of the device at any time In data communication systems it is often necessary to examine the "status" of the active device to ascertain if processor's attention. The 8251 has facilities that allow the during the functional operation.

A normal "read" command is issued by the CPU with the C/D input at one to accomplish this function.

meanings to external output pins so that the 8251 can be used in a completely Polled environment or in an interrupt Some of the bits in the Status Read Format have identical driven environment. Status update can have a maximum delay of 16 clock periods.



### Status Read Format

TxRDY status bit has similar meaning as the TxRDY output pin. The former is not conditioned by CTS and TxEN; the latter is conditioned by both CTS and TxEN. Note 1:

Command Instruction Format

i.e. TxRDY status bit = D8 Buffer Empty
TxRDY pin out = D8 Buffer Empty · CTS · TxEN

### A.C. CHARACTERISTICS

 $T_A = 0^{\circ}C$  to  $70^{\circ}C$ ;  $V_{CC} = 5.0V \pm 5\%$ ; GND = 0V

### BUS PARAMETERS: (Note 1)

### READ CYCLE

Address Stable Before READ (CS, C/D)  Address Hold Time for READ (CS, C/D)  READ Pulse Width  Data Delay from READ  READ to Data Floating	PARAMETER	MIN	MAX.	LIND	TEST CONDITIONS
Address Hold Time for READ (CS, C/D) 5  READ Pulse Width  Data Delay from READ  READ to Data Floating 25	Before READ (CS, C/D)	20		SU	
READ Pulse Width  Data Delay from READ  READ to Data Floating	Time for READ (CS, C/D)	2		SU	
Data Delay from READ READ to Data Floating	lidth	430		ns	
READ to Data Floating	m READ		350	SU	C <sub>L</sub> = 100 pF
	Floating		200	SU	C <sub>L</sub> = 100 pF
		25		Su	C <sub>L</sub> = 15 pF
thy Recovery Lime Between WRITES (Note 2) 6	e Between WRITES (Note 2	9 (		tcy	

### WRITE CYCLE

SYMBOL	PARAMETER	MEN	MAX.	TINO	TEST CONDITIONS
tAW	Address Stable Before WRITE	20		SU	
twA	Address Hold Time for WRITE	20		SU	
tww	WRITE Pulse Width	400		ns	2.4
tow	Data Set Up Time for WRITE	200		ns	
twD	Data Hold Time for WRITE	40		ns	

- 4 NOTES:

AC timings measured at VOH = 2.0, VOL = .8, and with load circuit of Figure 1. This recovery time is for initialization only, when MODE, SYNC1, SYNC2, COMMAND and first DATA BYTES are written into the USART Subsequent writing of both COMMAND and DATA are only allowed when TxRDY = 1.



## ABSOLUTE MAXIMUM RATINGS\*

8251

\*COMMENT: Stresses above those listed under "Absolute

..... 0°C to 70°C ..-65°C to +150°C . . . . 1 Watt -0.5V to +7V Ambient Temperature Under Bias. Storage Temperature . . . . . . . . . . . . . Voltage On Any Pin With Respect to Ground . . . Power Dissipation . . .

those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability. Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above

### D.C. CHARACTERISTICS

 $T_A = 0^{\circ}C$  to  $70^{\circ}C$ ;  $V_{CC} = 5.0V \pm 5\%$ ; GND = 0V

Symbol	Parameter	Min.	Typ.	Max.	Unit	Test Conditions	
VIL	Input Low Voltage	5		0.8	>		The same of the sa
VIH	Input High Voltage	2.0		VCC	>		
Vol	Output Low Voltage			0.45	>	lo <sub>L</sub> = 1.6mA	300
Vон	Output High Voltage	2.4			>	lон = −100μА	
ЮГ	Data Bus Leakage	The state of the s		50	E E A	Vout 45V	
1/L	Input Leakage			10	Рη	Vin = Vcc	
lcc	Power Supply Current		45	88	mA	A CONTRACTOR OF	

### CAPACITANCE

 $T_A = 25^{\circ}C$ ;  $V_{CC} = GND = 0V$ 

Max. Unit 10 pF	
Max. 10	-
Тур.	
Min.	
Parameter Input Capacitance	
Symbol	)



### TEST LOAD CIRCUIT:





Figure 1.



WRITE 3rd BYTE
PARITY BIT STOP BIT START BIT

2nd DATA BYTE I AR LAST BIT PARITY BIT STOP BIT START BIT A TRD - 18 DATA BIT -\* T LA X SYNC CHARACTER '01101001 1 0 DATA BIT 151 DATA BYTE -DATA BITS WRITE 154 BYTE WRITE 2nd BYTE START BIT 1st BIT 8 SYNDET RAD RAC SYNDET RXD TAD TA RDY R<sub>X</sub>O INTERNAL SAMPLING PULSE RA RDY READ TR EMPTY INTERNAL SAMPLING PULSE DSR.CTS 5000 RAC (1x BAUD) WRITE TAE DTR.RTS TAC TER BAUDI EXTERNAL SYNC DETECT READ READ TAC (TA BAUD) WRITE 0,0 INTERNAL SYNC DETECT Tx RDY AND Rx RDY TIMING (ASYNC MODE) READ AND WRITE TIMING TRANSMITTER CLOCK AND DATA RECEIVER CLOCK

OTHER TIMINGS:

8251

SYMBOL	PARAMETER	Z Z	MAX.	CNIC	ESI COMOTIONS
tcy	Clock Period (Note 3)	.420	1.35	PAS PAS	
tow	Clock Pulse Width	220	.7 tcy	ns	
tR,tF	Clock Rise and Fall Time	0	50	ns	
toTx	TxD Delay from Falling Edge of TxC		1	STY	CL = 100 pF
tsax	Rx Data Set-Up Time to Sampling Pulse	2		SIT	CL = 100 pF
tHRx	Rx Data Hold Time to Sampling Pulse	2		pus	CL = 100 pF
frx	Transmitter Input Clock Frequency				
	1x Baud Rate	DC	22	KHz	
	16x and 64x Baud Rate	DC	250	KHz	
t <sub>T</sub> PW	Transmitter Input Clock Pulse Width				
	1x Baud Rate	12		۲۵	
	16x and 64x Baud Rate	-		t°√	
tTPD t	Transmitter Input Clock Pulse Delay				
	1x Baud Rate	15		کر	
	16x and 64x Baud Rate	8		t <sub>C</sub> Y	
fRx	Receiver Input Clock Frequency				
	1x Baud Rate	00	8	KHz	
	16x and 64x Baud Rate	DC	520	KHz	
tRPW	Receiver Input Clock Pulse Width				
	1x Baud Rate	12		t <sub>C</sub>	
	16x and 64x Baud Rate	-		ζ	
tRPD	Receiver Input Clock Pulse Delay	-			
	1x Baud Rate	15		ړځ	
	16x and 64x Baud Rate	က		ۯ؞	
ťт×	TxRDY Delay from Center of Data Bit		16	tcv	CL = 50 pF
tRx	RxRDY Delay from Center of Data Bit		8	tcv	
tıs	Internal SYNDET Delay from Center		25	tcy	
	of Data Bit				
tes	Internal SYNDET Set-Up Time Before		16	tcy	
	Falling Edge of RxC				
tTxE	TxEMPTY Delay from Center of Data Bit		16	tcy	C <sub>L</sub> = 50 pF
twc	Control Delay from Rising Edge of WRITE (TxE, DTR, RTS)		91	t <sub>C</sub>	-
+	Control to READ Set-Up Time (DSR CTS)		16	tCY	

3. The TxC and RxC frequencies have the following limitations with respect to CLK. For 1x Baud Rate , fTx or fRx  $\leq 1/(30~\text{LCY})$  For 16x and 64x Baud Rate, fTx or fRx  $\leq 1/(4.5~\text{LCY})$ 

4. Reset Pulse Width =  $6 t_{CY}$  minimum.

A×D.

151 DATA BYTE



APPENDIX B





### 8255A


# PROGRAMMABLE PERIPHERAL INTERFACE

- 24 Programmable I/O Pins
- Completely TTL Compatible
- Fully Compatible with Intel Microprocessor Families
- Improved Timing Characteristics
- Direct Bit Set/Reset Capability Easing Control Application Interface
- 40 Pin Dual-In-Line Package
- Reduces System Package Count
- Improved DC Driving Capability

The 8255A is a general purpose programmable I/O device designed for use with microprocessors. It has 24 I/O pins which may be individually programmed in two groups of twelve and used in three major modes of operation. In the first mode (Mode 0), each group of twelve I/O pins may be programmed in sets of 4 to be input or output. In Mode 1, the second mode, each group may be programmed to have 8 lines of input or output. Of the remaining four pins three are used for handshaking and interrupt control signals. The third mode of operation (Mode 2) is a Bi-directional Bus mode which uses 8 lines for a bi-directional bus, and five lines, borrowing one from the other group, for handshaking.

This Other features of the 8255A include bit set and reset capability and the ability to source 1 mA of current at 1.5 volts. allows darlington transistors to be directly driven for applications such as printers and high voltage displays.

### PIN CONFIGURATION





### PIN NAMES


D, -D0	DATA BUS (BI-DIRECTIONAL)
RESET	RESET INPUT
CS	CHIP SELECT
RD	READ INPUT
WR	WRITE INPUT
A0. A1	PORT ADDRESS
PA7.PA0	PORT A (BIT)
PB7.PB0	PORT B (BIT)
PC7.PC0	PORT C (BIT)
Ver	+5 VOLTS

gVOLTS


### **BLOCK DIAGRAM**







D,-D0	DATA BUS (BI-DIRECTIONAL)
RESET	RESET INPUT
CS	CHIP SELECT
RD	READ INPUT
WR	WRITE INPUT
A0. A1	PORT ADDRESS
PA7.PA0	PORT A (BIT)
PB7.PB0	PORT B (BIT)
PC7.PC0	PORT C (BIT)



### 8255A

## 8255 BASIC FUNCTIONAL DESCRIPTION

vice designed for use in 8080 Microcomputer Systems. Its system software so that normally no external logic is necessary to interface peripheral devices or structures. face peripheral equipment to the 8080 system bus. The functional configuration of the 8255 is programmed by the The 8255 is a Programmable Peripheral Interface (PPI) defunction is that of a general purpose I/O component to inter-

### Data Bus Buffer

and Status information are also transferred through the Data mitted or received by the buffer upon execution of INput or OUTput instructions by the 8080 CPU. Control Words face the 8255 to the 8080 system data bus. Data is trans-This 3-state, bi-directional, eight bit buffer is used to inter-Bus buffer.

### Read/Write and Control Logic

Control busses and in turn, issues commands to both of the and external transfers of both Data and Control or Status words. It accepts inputs from the 8080 CPU Address and The function of this block is to manage all of the internal Control Groups.

Chip Select: A "low" on this input pin enables the communication between the 8255 and the 8080 CPU.

Read: A "low" on this input pin enables the 8255 to send the Data or Status information to the 8080 CPU on the Data Bus. In essence, it allows the 8080 CPU to "read from" the 8255.

### (WR)


Write: A "low" on this input pin enables the 8080 CPU to write Data or Control words into the 8255.

### (A<sub>0</sub> and A<sub>1</sub>)

junction with the  $\overline{\mathrm{RD}}$  and  $\overline{\mathrm{WR}}$  inputs, control the selection of one of the three ports or the Control Word Register. They are normally connected to the least significant bits of the Port Select 0 and Port Select 1: These input signals, in con-Address Bus (A<sub>0</sub> and A<sub>1</sub>).

### 8255 BASIC OPERATION

A	Ao	RD	WR	S	INPUT OPERATION (READ)
0	0	0	-	0	PORT A ⇒ DATA BUS
0	-	0	-	0	PORT B → DATA BUS
-	0	0	-	0	PORT C ⇒ DATA BUS
					OUTPUT OPERATION
					(WRITE)
0	0	-	0	0	DATA BUS ⇒ PORT A
0	-	-	0	0	DATA BUS - PORT B
-	0	-	0	0	DATA BUS - PORT C
-	1	1	0	0	DATA BUS - CONTROL
					DISABLE FUNCTION
×	×	×	×	-	DATA BUS = 3-STATE
-	-	0	-	0	ILLEGAL CONDITION
×	×	-	-	0	DATA BUS ⇒ 3-STATE



8255 Block Diagram

### (RESET)

cluding the Control Register and all ports (A, B, C) are set Reset: A "high" on this input clears all internal registers into the input mode.

### Group A and Group B Controls

by the systems software. In essence, the 8080 CPU "out-"commands" from the Read/Write Control Logic, receives "control words" from the internal data bus and issues the The functional configuration of each port is programmed tains information such as "mode", "bit set", "bit reset" Each of the Control blocks (Group A and Group B) accepts puts" a control word to the 8255. The control word conetc. that initializes the functional configuration of the 8255.

Control Group A - Port A and Port C upper (C7-C4) Control Group B - Port B and Port C lower (C3-C0)

proper commands to its associated ports.

The Control Word Register can Only be written into. No Read operation of the Control Word Register is allowed.

### Ports A, B, and C

by the system software but each has its own special features or "personality" to further enhance the power and flexibe configured in a wide variety of functional characteristics The 8255 contains three 8-bit ports (A, B, and C). All can bility of the 8255. Port A: One 8-bit data output latch/buffer and one 8-bit data input latch. Port B: One 8-bit data input/output latch/buffer and one 8-bit data input buffer.

be di-Port C: One 8-bit data output latch/buffer and one 8-bit bit port contains a 4-bit latch and it can be used for the vided into two 4-bit ports under the mode control. Each 4control signal outputs and status signal inputs in conjuncdata input buffer (no latch for input). This port can tion with Ports A and B.

8255 BLOCK DIAGRAM

lancarion or a second	40 DA4	П	38 PA6	П	36 WR	35 RESET	П	П	П	31 D D3	П	П	П	27 09	П		24 D PB6	П	П	21 PB3
1	)										8255									
_	PA3 1	PA2 2	PA1 3	PAO 4	RD 5	9 20	GND 7	A1 8	A0 0 8	PC7 10	PC6 [] 11	PC5   12	PC4   13	PC0 14	Ū	Ū	PC3 [ 17 /	PB0 18	PB1 19	PB2 20

### PIN NAMES

D7-D0	DATA BUS (BI-DIRECTIONAL)
RESET	RESET INPUT
CS	CHIP SELECT
RD	READ INPUT
WR	WRITE INPUT
A0, A1	PORT ADDRESS
PA7-PA0	PORT A (BIT)
PB7.PB0	PORT B (BIT)
PC7-PC0	PORT C (BIT)
Vcc	+5 VOLTS
GND	ØVOLTS

### PIN CONFIGURATION

PA4	PAS	PA6	PA7	WR	RESET	00	0 0	□ D <sub>2</sub>	D 03	D 04	J 0.5	0 0	6	oo <sub>v</sub>	784	PB6	_ P85	P84	_ P83
40	39	38	37	36	35	34	33	32	31	30	29	28	27	26	25	24	23	22	21
5										8255									
-	2	m	4	20	9	7	60	6	10		12	13	14	15	16	12 /	18	19	20
PA3	PAZ	PA1	PAO	RD C	CS	GND	A1	AO	PC7	PC6	PCS	PC4	PCO	PC1	PC2	PC3	PB0	P81	P82

CONTROL BUS

8255

MODE 0

ADDRESS BUS

DATA BUS (BI-DIRECTIONAL)	RESET RESET INPUT	CHIP SELECT	READ INPUT	WRITE INPUT	A0, A1 PORT ADDRESS	PA7-PA0 PORT A (BIT)	PB7-PB0 PORT B (BIT)	PC7-PC0 PORT C (BIT)	Vcc +5 VOLTS	GND
DIRECTIONAL						2				

## 8255 DETAILED OPERATIONAL DESCRIPTION

8255A

### Mode Selection

There are three basic modes of operation that can be selected by the system software:

Po

0

02

03

DA

De

90

07

Mode 0 - Basic Input/Output

Mode 1 - Strobed Input/Output

When the RESET input goes "high" all ports will be set to Mode 2 - Bi-Directional Bus

the Input mode (i.e., all 24 lines will be in the high imremain in the Input mode with no additional initialization of the other modes may be selected using a single OUTput pedance state). After the RESET is removed the 8255 can required. During the execution of the system program any instruction. This allows a single 8255 to service a variety of peripheral devices with a simple software maintenance rou-

MODE SELECTION 0 = MODE 0 1 = MODE 1

PORT B 1 = INPUT 0 = OUTPUT

PORT C (LOWER) 1 = INPUT 0 = OUTPUT

GROUP B

structure. For instance; Group B can be programmed in while Port C is divided into two portions as required by the cluding the status flip-flops, will be reset whenever the functional definition can be "tailored" to almost any I/O to monitor a keyboard or tape reader on an interrupt-driven The modes for Port A and Port B can be separately defined, mode is changed. Modes may be combined so that their tational results, Group A could be programmed in Mode 1 Port A and Port B definitions. All of the output registers, in-Mode 0 to monitor simple switch closings or display compubasis.

### MODE SELECTION 00 = MODE 0 01 = MODE 1 1X = MODE 2 PORT C (UPPER) 1 = INPUT 0 = OUTPUT MODE SET FLAG 1 = ACTIVE GROUP A PORT A 1 = INPUT 0 = OUTPUT

### Mode Definition Format

things such as efficient PC board layout, control signal defi-nition vs PC layout and complete functional flexibility to support almost any peripheral device with no external logic. seem confusing at first but after a cursory review of the will surface. The design of the 8255 has taken into account complete device operation a simple, logical I/O approach Such design represents the maximum use of the available The Mode definitions and possible Mode combinations may pins.

PA, PA

MODE 1

### Single Bit Set/Reset Feature

8 BI-DIRECTIONAL

MODE 2

CONTROL

Any of the eight bits of Port C can be Set or Reset using a single OUTput instruction. This feature reduces software requirements in Control-based applications.

**Basic Mode Definitions and Bus Interface** 



8255A

01234567 01234567 010101018 BIT SET RESET FLAG BIT SET RESET 1 = SET 0 = RESET á 0 CONTROL MORD 03 0 CARE 0 o 6

Port A or B, these bits can be set or reset by using the Bit Set/Reset op-When Port C is being used as status/control for eration just as if they were data output ports.

### Interrupt Control Functions

When the 8255 is programmed to operate in Mode 1 or Mode 2, control signals are provided that can be used as interrupt request inputs to the CPU. The interrupt request signals, generated from Port C, can be inhibited or enabled by setting or resetting the associated INTE flip-flop, using the Bit set/reset function of Port C.

This function allows the Programmer to disallow or allow a specific I/O device to interrupt the CPU without affecting any other device in the interrupt structure.

## INTE flip-flop definition:

(BIT-SET) — INTE is SET — Interrupt enable (BIT-RESET) — INTE is RESET — Interrupt disable

eset during Note: All Mask flip-flops are automatically r mode selection and device Reset.

## Mode 0 Basic Functional Definitions:

- Two 8-bit ports and two 4-bit ports.
  - Any port can be input or output.
    - Outputs are latched.

This functional configuration provides simple Input and Output operations for each of the three ports. No "hand-shaking" is required, data is simply written to or read from

a specified port.

Mode 0 (Basic Input/Output)

Operating Modes


Bit Set/Reset Format

- Inputs are not latched.


  16 different Input/Output configurations are

possible





Mode 0 (Basic Input)




Mode 0 (Basic Output)

8255A

## MODE 0 PORT DEFINITION CHART

A	A		00	GRO	GROUP A		GRO	GROUP B
04	03	0	OO	PORT A	PORT C (UPPER)	bş .	PORT B	PORT C
	0	0	0	OUTPUT	OUTPUT	0	OUTPUT	OUTPUT
	0	0	-	OUTPUT	OUTPUT	-	OUTPUT	NPUT
	0	-	0	OUTPUT	OUTPUT	2	INPUT	OUTPUT
	0	-	-	OUTPUT	OUTPUT	3	INPUT	INPUT
-	-	0	0	OUTPUT	TUPUT	4	OUTPUT	OUTPUT
	-	0	-	OUTPUT	INPUT	2	OUTPUT	INPUT
	-	-	0	OUTPUT	INPUT	9	INPUT	OUTPUT
	-	-	-	DUTPUT	INPUT	7	TUPUT	TUPUT
-	0	0	0	NPUT	OUTPUT	8	OUTPUT	OUTPUT
	0	0	-	INPUT	OUTPUT	6	OUTPUT	TUPUT
	0	-	0	INPUT	OUTPUT	10	INPUT	OUTPUT
	0	1	-	INPUT	OUTPUT	=	INPUT	INPUT
-	-	0	0	INPUT	TUPUT	12	OUTPUT	OUTPUT
-	-	0	-	INPUT	INPUT	13	OUTPUT	INPUT
	-	-	0	INPUT	INPUT	14	INPUT	OUTPUT
	-	-	-	INPUT	INPUT	15	INPUT	INPUT

### MODE 0 CONFIGURATIONS




PB, PB

PC3 PC

D7.D0

8255A



**Operating Modes** 

### Mode 1 (Strobed Input/Output)

ferring I/O data to or from a specified port in conjunction with strobes or "handshaking" signals. In Mode 1, Port A and Port B use the lines on Port C to generate or accept these "handshaking" signals. This functional configuration provides a means for trans-

₽ PC, PC

8255

PC3-PC0

J


D, D0 +

PC7.PC4

8255

10-176

PB, PB0



Mode 1 Basic Functional Definitions:

- Two Groups (Group A and Group B)
  Each group contains one 8-bit data port and one 4-bit control/data port.
  The 8-bit data port can be either input or output. Both inputs and outputs are latched.
  The 4-bit port is used for control and status of the
- 8-bit data port.

### Input Control Signal Definition

### STB (Strobe Input)

A "low" on this input loads data into the input latch.

### IBF (Input Buffer Full F/F)

A "high" on this output indicates that the data has been loaded into the input latch; in essence, an acknowledgement IBF is set by STB input being low and is reset by the rising edge of the RD input.

### INTR (Interrupt Request)


the STB is a "one", IBF is a "one" and INTE is a "one". It is reset by the falling edge of RD. This procedure allows an input device to request service from the CPU by simply strobing its data into the port. A "high" on this output can be used to interrupt the CPU when an input device is requesting service. INTR is set by

### INTE A


Controlled by bit set/reset of PC<sub>4</sub>.

INTEB

Controlled by bit set/reset of PC2.



Mode 1 Input



Mode 1 (Strobed Input)

### **Output Control Signal Definition**

8255A

### OBF (Output Buffer Full F/F)

set by the rising edge of the WR input and reset by ACK input being low. The OBF output will go "low" to indicate that the CPU has written data out to the specified port. The OBF F/F will be

4

MODE 1 (PORT A)

### ACK (Acknowledge Input)

Port A or Port B has been accepted. In essence, a response A "low" on this input informs the 8255 that the data from from the peripheral device indicating that it has received the data output by the CPU.

P INTE

PC .

Se s

PC4.5

D, D<sub>6</sub> D<sub>5</sub> D<sub>4</sub> D<sub>3</sub> D<sub>2</sub> D<sub>1</sub> D<sub>0</sub>

CONTROL WORD

### INTR (Interrupt Request)

A "high" on this output can be used to interrupt the CPU when an output device has accepted data transmitted by the CPU. INTR is set by ACK is a "one", OBF is a "one" and INTE is a "one". It is reset by the falling edge of WR.

### INTEA

Controlled by bit set/reset of PC<sub>6</sub>.


Controlled by bit set/reset of PC<sub>2</sub>. INTEB

ACK OBFB 80, 8 ž INTE B D, D<sub>6</sub> D<sub>5</sub> D<sub>4</sub> D<sub>3</sub> D<sub>7</sub> D<sub>1</sub> D<sub>0</sub> N. CONTROL WORD


PB, PB0

MODE 1 (PORT B)


Mode 1 Output




Mode 1 (Strobed Output)



Mode 1 (Strobed Input)



Mode 1 (Strobed Output)




Mode 2 (Bi-directional)

NOTE Any sequence where WR occurs before ACK and STB occurs before RD is permissible.

(INTR = IBF · MASK · STB · RD + OBF · MASK · ACK · WR)

Port A and Port B can be individually defined as input or output in Mode 1 to support a wide variety of strobed I/O applications.



### Operating Modes

## Mode 2 (Strobed Br-Directional Bus I/O)

This functional configuration provides a means for communicating with a peripheral device or structure on a single 8-bit bus for both transmitting and receiving data (bi-directional bus I/O), "Handshaking" signals are provided to maintain proper bus flow discipline in a similar manner to Mode 1. Interrupt generation and enable disable functions are also available.

Mode 2 Basic Functional Definitions:

- Used in Group A only.
- One 8-bit, bi-directional bus Port (Port A) and a 5-bit control Port (Port C).
  - Both inputs and outputs are latched.
- The 5-bit control port (Port C) is used for control and status for the 8-bit, bi-directional bus port (Port

## Bi-Directional Bus I/O Control Signal Definition

### INTR (Interrupt Request)

A high on this output can be used to interrupt the CPU for both input or output operations.

### **Output Operations**

### OBF (Output Buffer Full)

The OBF output will go "low" to indicate that the CPU has written data out to Port A.

### ACK (Acknowledge)

A "low" on this input enables the tri-state output buffer of Port A to send out the data. Otherwise, the output buffer will be in the high-impedance state.

## INTE 1 (The INTE Flip-Flop associated with OBF)

Controlled by bit set reset of PCe

### Input Operations

STB (Strobe Input)

A "low" on this input loads data into the input latch


### IBF (Input Buffer Full F/F)

A. "high" on this output indicates that data has been loaded into the input latch.

## INTE 2 (The INTE Flip-Flop associated with IBF)


Controlled by bit set reset of PC4.

8255A



Mode 2


Mode 2 Control Word




Mode 2 (Bi-directional)

NOTE Any sequence where WR occurs before ACK and STB occurs before RD is permissible.

(INTR = IBF • MASK • STB • RD + OBF • MASK • ACK • WR )



MODE 2 AND MODE 1 (INPUT) CONTROL WORD INTRA OBFA ACK ACKA STBA OBFB IBF A



2

0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0

CONTROL WORD

PCS

PC,

PC

PB7-PB0

PC1

PC2

18

သို

N. N.

Mode 2 Combinations

10-182

MODE DEFINITION SUMMARY TABLE

8255A

													MODE 0	OR MODE	ONLY			1							
MODE 2	GROUP A ONLY	1	1	1	<b>†</b>	1	<b>†</b>	<b>†</b>	<b>†</b>		.							0/1	0/1	0/1	INTRA	STBA	18FA	ACKA	OBFA
MODE 1	OUT	TUO	TUO	TUO	TUO	TUO	TUO	TUO	TUO	TUO	TUO	TUO	TUO	TUO	TUO	TUO	TUO	INTRB	OBFB	ACKB	INTRA	0/1	0/1	ACKA	OBFA
MOE	Z	Z	Z	Z	Z	Z	Z	Z	Z	Z	Z	Z	Z	Z	Z	Z	Z	INTRB	IBFB	STBB	INTRA	STBA	IBFA	0/1	0/1
MODE 0	OUT	DOUT	TUO	TUO	TUO	TUO	TUO	TUO	TUO	TUO	TUO	TUO	TUO	TUO	TUO	TUO	TUO	DOUT	TUO	TUO	TUO	TUO	TUO	TUO	TUO
MOI	Z	Z	Z	Z	Z	Z	Z	Z	Z	Z	Z	Z	Z	Z	Z	Z	Z	Z	Z	Z	Z	Z	Z	Z	Z
		PAO	PA1	PA2	PA3	PA4	PAS	PA6	PA7	PB <sub>0</sub>	PB1	PB2	PB3	PB4	PB5	PB6	PB7	PC <sub>0</sub>	PC <sub>1</sub>	PC <sub>2</sub>	PC <sub>3</sub>	PC4	PC5	PC6	PC7

## Special Mode Combination Considerations

There are several combinations of modes when not all of the bits in Port C are used for control or status. The remaining bits can be used as follows:

INTRA

MODE 2 AND MODE 1 (OUTPUT)

S

- OBFA

- ACK

- STBA

→ IBFA

If Programmed as Inputs – All input lines can be accessed during a normal Port C

Bits in C upper (PC<sub>7</sub>-PC<sub>4</sub>) must be individually accessed using the bit set/reset function. If Programmed as Outputs –

Bits in C lower (PC<sub>3</sub>-PC<sub>0</sub>) can be accessed using the bit set/reset function or accessed as a threesome by writing into Port C.

## Source Current Capability on Port B and Port C

Any set of eight output buffers, selected randomly from Ports B and C can source 1mA at 1.5 volts. This feature allows the 8255 to directly drive Darlington type drivers and high-voltage displays that require such source current.

- INTR

- STB

₩ 18F

### Reading Port C Status

In Mode 0, Port C transfers data to or from the peripheral device. When the 8255 is programmed to function in Modes 1 or 2, Port C generates or accepts "hand-shaking" signals with the peripheral device. Reading the contents of Port C

allows the programmer to test or verify the "status" of each peripheral device and change the program flow accordingly.

There is no special instruction to read the status information from Port C. A normal read operation of Port C is executed to perform this function.

	00	IBF INTR	60		00	IN TR	
	0	18F <sub>B</sub>	GROUP B		0	086	GROUP B
NOI	02	INTEA INTRA INTER	6	TION	02	1/0 INTRA INTER OBFE	0
INPUT CONFIGURATION	03	INTRA		OUTPUT CONFIGURATION	D3	INTRA	
T CONF	DA	INTEA		UT CON	<sup>7</sup> 0	0/1	
INPO	Ds	IBFA	GROUP A	OUTP	OS	0/1	GROUP A
	9 <sub>0</sub>	0/1	6		°C	INTEA	5
	0,	0/1			0,	OBFA	

### Mode 1 Status Word Format


OBFA INTE, IBFA INTE2 INTRA

Mode 2 Status Word Format


### **APPLICATIONS OF THE 8255**

equipment to the 8080 microcomputer system. It represents The 8255 is a very powerful tool for interfacing peripheral the optimum use of available pins and is flexible enough to interface almost any I/O device without the need for additional external logic.


Each peripheral device in a Microcomputer system usually tems software. By examining the I/O devices interface characteristics for both data transfer and timing, and matching this information to the examples and tables in the Detailed has a "service routine" associated with it. The routine manages the software interface between the device and the CPU. The functional definition of the 8255 is programmed by the I/O service routine and becomes an extension of the sys-Operational Description, a control word can easily be developed to initialize the 8255 to exactly "fit" the application. Here are a few examples of typical applications of the




PB<sub>0</sub> PB<sub>1</sub> PB<sub>3</sub> MODE 0 MODE 1



Printer Interface




Keyboard and Display Interface




Keyboard and Terminal Address Interface





Digital to Analog, Analog to Digital

Basic Floppy Disc Interface



MACHINE

8 LEVEL PAPER TAPE READER

Basic CRT Controller Interface

Machine Tool Controller Interface

Distributed Intelligence Multi-Processor Interface

8255A

## ABSOLUTE MAXIMUM RATINGS\*

0°C to 70°C .... –65°C to +150°C Ambient Temperature Under Bias.
Storage Temperature.
Voltage on Any Pin
With Respect to Ground.....

. . . . 1 Watt -0.5V to +7V Power Dissipation . . .

Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device \*COMMENT: Stresses above those listed under "Absolute reliability.

# D.C. CHARACTERISTICS $T_A = 0^{\circ}C$ to $70^{\circ}C$ , $V_{CC} = +5V \pm 5\%$ ; GND = 0V


SYMBOL	PARAMETER	MIN.	MAX.	LINO	TEST CONDITIONS
VIL	Input Low Voltage	-0.5	0.8	>	
VIH	Input High Voltage	2.0	Vcc	>	
lo <sub>L</sub> (DB)	Output Low Current (Data Bus)	2.5		mA	V <sub>OL</sub> = 0.45V
loL (PER)	Output Low Current (Peripheral Port)	1.7		mA	V <sub>OL</sub> = 0.45V
loH (DB)	Output High Current (Data Bus)	-400		μА	V <sub>OH</sub> = 2.4V
IOH (PER)	Output High Current (Peripheral Port)	-200	0	ИΑ	V <sub>OH</sub> = 2.4V
IDAR[1]	Darlington Drive Current	-1.0	- 4.0	mA	R <sub>EXT</sub> = 750Ω; V <sub>EXT</sub> = 1.5V
lcc	Power Supply Current		120	mA	
ור	Input Leakage		10	μА	VIN = VCC
IOFL	Output Float Leakage		10	μА	Vout = GND + 0.45, Vcc

Note: 1. Adaptable on any 8 pins from Ports Band C.

## CAPACITANCE TA = 25°C; V<sub>CC</sub> = GND = 0V


SYMBOL	PARAMETER	MIN	TYP.	MAX.	TINO	TEST CONDITIONS
CIN	Input Capacitance			10	pF	fc = 1MHz
C <sub>1</sub> /0	I/O Capacitance			20	pF	Unmeasured pins returned to (


## TEST LOAD CIRCUIT (FOR DB)



. VEXT IS SET AT VARIOUS VOLTAGES DURING TESTING TO GUARANTEE THE SPECIFICATION.

10.186







15392 ASSEMBLY LANE (714) 898-1492 HUNTINGTON BEACH, CA 92649